Professional Documents
Culture Documents
Budditha Hettige
Department of Statistics and Computer Science University of Sri Jayewardenepura
Budditha Hettige
Introduction
Budditha Hettige
Budditha Hettige
Budditha Hettige
ISA contd..
General approach of system designers:
Build programs in high-level languages Translate to ISA level Build hardware that executes ISA level programs directly
Key challenge:
Build better machines subject to backward compatibility constraint
Budditha Hettige
Budditha Hettige
Budditha Hettige
On Pentium II (fetches 8 bytes at a time from memory), ISA programs can make memory references to words starting at any address
Requires extra logic circuits on the chip Intel allows it cause of backward compatibility constraint (8088 programs made non-aligned memory references)
Budditha Hettige
10
Budditha Hettige
11
Instructions
Main feature of ISA level is its set of machine instructions They control what the machine can do Ex:
LOAD and STORE instructions move data between memory and registers MOVE instruction copies data among registers
Budditha Hettige
12
13
Budditha Hettige
14
Budditha Hettige
15
EBX: holds pointers ECX: used in looping EDX: used for multiplication and division, where together with EAX, it holds 64-bit products and dividends
Budditha Hettige
16
EBP: pointer register ESP: stack pointer CS through GS: segment registers EIP: program counter EFLAGS: flag register (holds various miscellaneous bits such as conditional codes)
Budditha Hettige
17
Budditha Hettige
18
Instruction Formats
An instruction consists of an opcode, plus additional information such as where operands come from, where results go to Opcode tells what instruction does On some machines, all instructions have same length
Advantages: simple, easy to decode Disadvantages: waste space
Budditha Hettige
19
(a) Zero address instruction (b) One address instruction (c) Two address instruction (d) Three address instruction
Budditha Hettige
20
Budditha Hettige
21
Example
An Instruction with 4bit Opcode and Three 4bit address
Budditha Hettige
22
Sufficient room in the instruction format to express all operations required No. of bits in an address field
Budditha Hettige
23
General purpose x87 FPU x87 FPU and SIMD state management Intel MMX technology SSE extensions SSE2 extensions SSE3 extensions SSSE3 extensions SSE4 extensions AESNI and PCLMULQDQ Intel AVX extensions F16C, RDRAND, FS/GS base access System instructions IA-32e mode: 64-bit mode instructions VMX instructions SMX instructions
Budditha Hettige
24