Professional Documents
Culture Documents
Page 1
Disclaimer
SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
Registered Trademarks ()
Synopsys, AMPS, Cadabra, CATS, CRITIC, CSim, Design Compiler, DesignPower, DesignWare, EPIC,
Formality, HSIM, HSPICE, iN-Phase, in-Sync, Leda, MAST, ModelTools, NanoSim, OpenVera, PathMill,
Photolynx, Physical Compiler, PrimeTime, SiVL, SNUG, SolvNet, System Compiler, TetraMAX, VCS,
Vera, and YIELDirector are registered trademarks of Synopsys, Inc.
Trademarks ()
AFGen, Apollo, Astro, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves, Columbia, Columbia-CE, Cosmos,
CosmosEnterprise, CosmosLE, CosmosScope, CosmosSE, DC Expert, DC Professional, DC Ultra,
Design Analyzer, Design Vision, DesignerHDL, Direct Silicon Access, Discovery, Encore, Galaxy,
plus
HANEX, HDL Compiler, Hercules, Hierarchical Optimization Technology, HSIM , HSPICE-Link,
i-Virtual Stepper, iN-Tandem, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, Liberty, Libra-Passport,
Library Compiler, Magellan, Mars, Mars-Xtalk, Milkyway, ModelSource, Module Compiler, Planet,
Planet-PL, Polaris, Power Compiler, Raphael, Raphael-NES, Saturn, Scirocco, Scirocco-i, Star-RCXT,
Star-SimXT, Taurus, TSUPREM-4, VCS Express, VCSi, VHDL Compiler, VirSim, and VMC are
trademarks of Synopsys, Inc.
Page 2
Page 3
...
leakage_power() {
related_pg_pin : <pg_pin_name_p>;/* See section 1.5.3*/
...
}
...
pin (<pin_namem0>) {
direction : input/inout;
related_power_pin : <pg_pin_name_p>; /* See section 1.5.1*/
related_ground_pin : <pg_pin_name_g>;/* See section 1.5.1*/
...
}
...
pin (<pin_namen0>) {
direction : inout/output;
power_down_function : ( !pg_pin_name_p + pg_pin_namem_g ) ; /* See
section 1.5.2*/
related_power_pin : <pg_pin_name_p>; /* See section 1.5.1*/
related_ground_pin : <pg_pin_name_g>;/* See section 1.5.1*/
internal_power() {
related_pg_pin : <pg_pin_name_p>; /* See section 1.5.3*/
...
} /* end internal_power group */
...
}/* end pin group*/
...
}/* end cell group*/
...
}/* end library group*/
Page 4
Page 5
Description
primary_power
primary_ground
backup_power
backup_ground
internal_power
internal_ground
Page 6
Page 7
}
and
pg_pin(VSS) {
Page 8
2 Examples
2.1 Standard Cell with One Power and Ground Pin
The figure below shows a buffer cell modeled using Liberty power and ground pin
syntax.
Page 9
}
pin(Y) {
direction : output;
power_down_function : "!VDD + VSS";
related_power_pin : VDD;
related_ground_pin : VSS;
timing() {
related_pin : A;
cell_rise(template) {
...
}
cell_fall(template) {
...
}
rise_transition(template) {
...
}
fall_transition(template) {
...
}
}
internal_power() {
related_pin : A;
...
}
}/* end pin group*/
...
}/*end cell group*/
...
}/*end library group*/
Page 10
2.2 Multiple-Rail Standard Cell with Two Power Pins and One
Ground Pin
The figure below shows a multiple-rail cell modeled in Liberty using power and
ground pin syntax. The blue arrows highlight the signal pin that is associated to the
power and ground pins.
Page 11
}
leakage_power()
related_pg_pin
value : 1.5;
}
leakage_power()
related_pg_pin
value : 2.0;
}
{
: VDD;
{
: VDD2;
pin(A) {
related_power_pin : VDD;
related_ground_pin : VSS;
}
pin(A) {
related_power_pin : VDD;
related_ground_pin : VSS;
}
pin(Y) {
direction : output;
power_down_function : "!VDD + !VDD2 + VSS";
related_power_pin : VDD2;
related_ground_pin : VSS;
timing() {
related_pin : "A B";
cell_rise(template) {
...
}
cell_fall(template) {
...
}
rise_transition(template) {
...
}
fall_transition(template) {
...
}
}
internal_power() {
related_pin : "A B";
related_pg_pin : VDD;
...
}
internal_power() {
related_pin : "A B";
related_pg_pin : VDD2;
...
}
}/* end pin group*/
...
}/*end cell group*/
...
}/*end library group*/
Page 12
3 References
[1] Liberty Syntax for Level-Shifter and Isolation Cell Modeling Application Note,
A-2007.12 (Version 1.0)
[2] Liberty Syntax for Switch Cell Modeling Application Note, A-2007.12
(Version 1.0)
[3] Liberty Syntax for Retention Cell Modeling Application Note, A-2007.12
(Version 1.0)
[4] Liberty Syntax for Always-On Cells Application Note, A-2007.12 (Version 1.0)
Page 13