You are on page 1of 9

IPASJ International Journal of Electrical Engineering (IIJEE)

Web Site: http://www.ipasj.org/IIJEE/IIJEE.htm


Email: editoriijee@ipasj.org
ISSN 2321-600X

A Publisher for Research Motivation........

Volume 4, Issue 11, November 2016

An Exhaustive Study of Role of Smart Materials


in Next Generation CMOS Based Memories for
ASP Applications
Rajinder Tiwari
Department of Electrical & electronics Engineering, ASET, Amity University, Lucknow

ABSTRACT
Memories are used as a recording media in Computer to hold advanced information. It is a center capacity and basic part of
PCs. In the early phase of PC innovation, PC memory limit was generally a couple of bytes. The primary electronic
programmable advanced PC (ENIAC) utilized a great many octal-base radio vacuum tubes. ENIAC could perform basic
estimations including 20 quantities of ten decimal digits which were held in the vacuum tube aggregators. In the mid-1960s,
Jay Forrester, Jan A. Ranchman and A Wang created attractive center memory, which took into account review of memory
after force misfortune. Attractive center memory would turn into the predominant type of memory until the improvement of
semiconductor memory in the late 1960s. The semiconductor memory has the property of arbitrary get to so that put away
information can be effectively gotten to haphazardly. Subsequently, the expression "memory" when utilized with reference to
PCs for the most part alludes to Random Access Memory or RAM. Since semiconductor memory has much speedier access
times than different sorts of information media, for example, a hard plate or compact disks (CDs), it is utilized for primary PC
memory to hold information which the PC is as of now taking a shot at. There are two sorts of semiconductor memory
arranged in like manner to information holding capacity. A memory which loses information when the PC force is off, known
as volatile memory. When all is said in done, volatile memory has quicker perused out execution, yet it has a littler storage
limit than non-volatile memory. Most basic semiconductor volatile memory advances are Static RAM (SRAM) and dynamic
RAM (DRAM). Then again, a memory which could retain data even when computer is off, known as non-volatile memory. This
component has made these sorts of memory gadgets appropriate for convenient electronic gadgets, for example, a cellular
telephone, advanced camera, and tablet PC etc. Non-volatile memory (NVM) are Read-Only memory (ROM), ElectricallyErasable ROM (EPROM), Electrically-Erasable-Programmable ROM (EEPROM) and Flash memory. Modern advanced
frameworks require the capacity of putting away and recovering a lot of data at high speeds. This paper is especially suitable
for investigation about Role of Smart Materials in Next Generation CMOS Based Memories.

Keywords: CMOS, Smart Materials, MOSFET, SRAM, DRAM Memory Architecture, Nanoscale Memories.

1. INTRODUCTION
The innovative and monetary plausibility of high-thickness, extensive scale Nano electronic frameworks incorporation
is as yet being driven by the basic standards of established CMOS innovation, for which there will be no clear
substitutes in the following 10 to 15 years. None the less, we can't hope to proceed with the lithography scaling of
traditional CMOS gadgets and circuits uncertainly, because of key physical confinements, for example, process
variability, inordinate leakage, process costs, and high power densities. This perception calls for radical activity on a
few fronts with a specific end goal to guarantee the coherence of the nanoelectronic frameworks mix worldview until
one or more practical option advances rise to supplant CMOS inside of the following 15-year time span. Specifically,
we will need to consider the presentation of new materials and innovation ventures to increase and enhance the
traditional CMOS process/gadgets, investigate new gadget structures that can give solid execution and adequately low
power dissemination at high-thickness incorporation, and grow new creation innovation for the CMOS-perfect
reconciliation of new materials and nanostructures for new gadgets in CMOS process streams (methodology of stepwise
substitution). So as to keep a solid connection to existing CMOS advances and the ITRS guide, similarity with siliconbased manufacture advances should be a vital rule, at any rate in the close term. From one viewpoint, this calls for new
materials and creation methods to facilitate enhance the gadget qualities and to beat the restrictions of the current and
anticipated CMOS gadgets (such as high-k dielectrics, high-versatility substrates, and so on.). Then again, new
nanotechnology segments will must be hybridized with silicon CMOS as an extra approach. At last, the street to
growing totally progressive nanotechnology stages (counting materials, gadgets, and mix advances) ought to be open

Volume 4, Issue 11, November 2016

Page 1

IPASJ International Journal of Electrical Engineering (IIJEE)


A Publisher for Research Motivation........

Volume 4, Issue 11, November 2016

Web Site: http://www.ipasj.org/IIJEE/IIJEE.htm


Email: editoriijee@ipasj.org
ISSN 2321-600X

yet the close term methodology will likewise require a closer connection with silicon-based CMOS advancements.[1-5]
Late studies show that around 30% of the overall semiconductor business is because of memory chips. Throughout the
years, innovation progresses have been driven by memory outlines of ever more elevated thickness. Electronic memory
limit in computerized frameworks ranges from less than 100 bits for a straightforward capacity to standalone chips
containing 256 Mb (1 Mb 210 bits) or more. Circuit creators normally talk about memory limits regarding bits, since a
different flip-flop or other comparable circuit is utilized to store every piece. Then again, framework planners normally
state memory limits regarding bytes (8 bits); every byte speaks to a solitary alphanumeric character. Large experimental
figuring frameworks regularly have memory limit expressed as far as words (32 to 128 bits). In most memory
frameworks, just a solitary byte or word at a solitary location is put away or recovered amid every cycle of memory
operation.[6-10]
"Functional materials" are characterized as those materials that perform particular capacities other than having a heap
bearing limit. Samples incorporate semiconductors, attractive materials, piezoelectrics and ionic conveyors. Not at all
like the more customary materials, for example, metals, earthenware production, concretes and so on, a significant
number of which have been utilized for centuries as a part of structures, instruments and so forth, they have created
tremendous monetary essentialness just in the course of the most recent 50 years, much of the time through applications
which did not exist preceding the disclosure of the material. Henceforth, while the fundamental requirement for human
haven has seen an extensive variety of materials connected to building (wood, stone, concrete and even bone), it was
just through the revelation and utilizations of semiconductors and other utilitarian materials that our present day data
and correspondences innovation (ICT) based society has created. The impact that ICT has had upon present day
society can't be over-evaluated. It ranges from the tremendous financial effect with a world business sector size in
abundance of $4 trillion, presently developing at 4.8%pa through its impact upon human wellbeing and prosperity by
means of e.g. human services applications to its tremendous political effect through the accessibility of moment
overall interchanges. The impacts of the utilization of practical materials are unfathomably more noteworthy than the
volumes, or financial qualities, of the materials utilized would imply. [11-13]

2. TYPES OF SMART MATERIALS BASED MEMORIES


1) FERROELECTRIC MATERIALS AND DIELECTRICS:
Ferroelectric materials offer an extensive variety of valuable utilitarian properties. A sensible working meaning of
ferro-electricity is "a polar dielectric in which the polarization can be exchanged between two or more steady states by
the use of an electric field". Be that as it may, there are special cases to this definition: some ferroelectrics are
semiconducting (and consequently are not dielectrics since they can't support an electrical polarization); the
unconstrained polarization in some ferroelectrics can't be exchanged on the grounds that they can't maintain an electric
field of adequate size to impact the exchanging, either in light of the fact that they achieve electrical breakdown to
begin with, or in light of the fact that they are excessively directing. Since its introductory revelation the ferroelectric
impact has been shown in a wide scope of materials, from water solvent gems through oxides to polymers, earthenware
production and even fluid precious stones.[14-16]
2) SEMICONDUCTORS:
As far as its worldwide monetary effect, this is by a wide margin the most imperative class of useful materials. The
entire of the multi-trillion dollar ICT industry, including programming and frameworks and additionally essential
gadgets, depends on the fruitful abuse of semiconductor materials. The class envelops two principle sets of materials:
silicon and compound semiconductors, with silicon taking by a wide margin the biggest offer of the business sector.
Natural semiconductors, whose valuable properties have just been produced in the most recent 15 years, are simply
beginning to add to the light transmitting shows market. The scope of utilizations for silicon based gadgets is
tremendous and envelops not just IC's (with CMOS gadgets taking the lions' offer of the business sector), additionally
control semiconductors (developing in significance in view of the requirement for progressively modern force control
prerequisites in the vehicle and mechanical segments) and photovoltaic gadgets for force era. Later advancements have
seen stamped upgrades in the proficiency of Si photovoltaic gadgets through watchful thoughtfulness regarding the
points of interest of gadget creation.[17-20]

Volume 4, Issue 11, November 2016

Page 2

IPASJ International Journal of Electrical Engineering (IIJEE)


A Publisher for Research Motivation........

Volume 4, Issue 11, November 2016

Web Site: http://www.ipasj.org/IIJEE/IIJEE.htm


Email: editoriijee@ipasj.org
ISSN 2321-600X

3) MAGNETIC MATERIALS:
Like semiconductors, attractive materials are omnipresent in cutting edge high innovation society. In their different
structures, they are utilized as a part of the capacity, development and handling of vitality, mass and data and in that
capacity are basic to all propelled economies. As a sign of the size of utilization of attractive materials, more than 15
000 licenses were enrolled in the US somewhere around 2000 and June 2005 in which attractive materials framed part
of the asserted innovation. The world business sector for hard attractive materials has been evaluated at $4 5 billion
dollars and for delicate, $12 billion. The employments of the materials range from dull applications, for example, the
changeless magnets in electric engines, through to the high thickness stockpiling of data in the hard plate drives
utilized as a part of PCs. There is dynamic materials research seeking after hard magnet materials, particularly for use
in engines also, amplifiers/earphones, delicate magnet materials for use in transformers and magnetostrictive materials
for use in actuators and keen materials. The UK position has moved from a position of relative scholastic and modern
quality in the 1960's to an as of now powerless position, which is stressing given the significance of the materials and
the gathered quality of the UK in high innovation.[21-22]
4) SMART MATERIALS FOR ENERGY GENERATION:
Practical materials don't as of now assume a noteworthy part in the era of electrical or rationale power, however their
significance lies in their future part in novel era what's more, stockpiling advances and for perfect and renewable
vitality. These advancements are of basic significance if the UK is to meet the double requests of security of supply and
decrease of carbon discharges. This brief report is not expected to be an exhaustive survey, rather one which highlights
a few cases of the utilization of these perplexing materials. The practical way of the materials included is different and,
as in different zones of this report, covers material sorts, for example, metals, earthenware production, semiconductors
and polymeric materials.[23,24]
5) READ-WRITE RANDOM ACCESS MEMORIES (RAM):
It might store data in flip-flop style circuits, or essentially as charge on capacitors. Roughly equivalent deferrals are
experienced in perusing or composing information. Since read-compose recollections store information in dynamic
circuits, they are unstable; that is, put away data is lost if the force supply is interfered.

Figure 1: Random access memory timing parameters[32]


The characteristic shortened form for read-compose memory would be RWM. In any case, articulation of this acronym
is troublesome. Rather, the term RAM is normally used to allude to peruse compose irregular access recollections. On
the off chance that the terms were reliable, both read-just and read-write memory would be called RAMs. The two most
regular sorts of RAMs are the static RAM (SRAM) and the dynamic RAM (DRAM). The static and element definitions
depend on the same ideas as those presented in before sections. Static RAMs hold the put away esteem in flip-flop
circuits the length of the force is on. SRAMs have a tendency to be fast recollections with check cycles in the scope of 5
to 50 ns. Dynamic RAMs store values on capacitors. They are inclined to clamor and spillage issues, and are slower
than SRAMs, timing at 50 ns to 200 ns. owever, DRAMs are considerably more thick than SRAMsup to four times
more thick in a given era of innovation.[25-29] The fundamental static RAM cell is appeared in Figure 2. It comprises of

Volume 4, Issue 11, November 2016

Page 3

IPASJ International Journal of Electrical Engineering (IIJEE)


A Publisher for Research Motivation........

Volume 4, Issue 11, November 2016

Web Site: http://www.ipasj.org/IIJEE/IIJEE.htm


Email: editoriijee@ipasj.org
ISSN 2321-600X

two cross-coupled inverters and two access transistors. The entrance transistors are associated with the wordline at their
individual door terminals, and the bit lines at their source/channel terminals. The word line is utilized to choose the
cell while the bitlines are utilized to perform read or compose operations on the cell. Inside, the cell holds the put away
esteem on one side and its supplement on the other side. For reference purposes, accept that hub q holds the put away
esteem while hub holds its supplement. The two correlative bitlines are utilized to enhance speed and clamor dismissal
properties.[30-35]

Figure 2: Basic SRAM Cell[34]


6) READ-ONLY MEMORY (ROM):
It stores data as indicated by the vicinity or nonattendance of transistors joining lines to segments. ROMs additionally
utilize the association appeared in Figure 1 and have perused speeds tantamount to those for read-write memory. All
ROMs are nonvolatile; however, they differ in the technique used to enter (compose) put away information. The least
difficult type of ROM is modified when it is produced by arrangement of physical examples on the chip; consequent
changes of put away information are outlandish. These are termed cover customized ROMs. Conversely, programmable
read-only memoriess (PROMs) have an information way display between each line and segment when made,
comparing to a put away 1 in each information position. Capacity cells are specifically changed to the 0 state once after
production by applying fitting electrical heartbeats to specifically open (victory) line section information ways. Once
customized, or blown, a 0 can't be changed back to a 1.
7) ERASABLE PROGRAMMABLE READ-ONLY MEMORIES (EPROMS):
These additionally have all bits at first in one paired state. They are customized electrically (like the PROM), yet all bits
might be eradicated (come back to the starting state) by introduction to bright (UV) light. The bundles for these
segments have straightforward windows over the chip to allow the UV light. Electrically erasable programmable readas it were memories (EEPROMs, E2PROM, or E-squared PROMs) might be composed and eradicated by electrical
means. These are the most developed and costliest type of PROM. Dissimilar to EPROMs, which should be completely
eradicated and revamped to change even a solitary piece, E2PROMs might be specifically deleted. Composing and
deleting operations for all PROMs require times going from microseconds to milliseconds. In any case, all PROMs hold
put away information when force is killed; along these lines they are termed nonvolatile. A late type of EPROM and
E2PROM is termed Flash memory, a name got from the way that squares of memory might be eradicated at the same
time. Streak memory of the EPROM structure is composed utilizing the hot-electron effect though E2PROM Flash is
composed utilizing Fowler-Nordheim (FN) tunneling. Both sorts are eradicated utilizing FN burrowing. Their huge
stockpiling limit has made this a rising mass stockpiling medium. Also, these sorts of recollections are starting to
supplant the part of ROMs on numerous chips, albeit extra preparing is required to fabricate Flash recollections in a
standard CMOS innovation. Recollections taking into account ferroelectric materials, alleged FRAMs or FeRAMs, can
likewise be intended to hold put away data when force is off. The Perovskite precious stone material utilized as a part of
the memory cells of this sort of RAM can be captivated in one bearing or the other to store the craved quality. The
polarization is held notwithstanding when the force supply is evacuated, in this manner making a nonvolatile memory.
Nonetheless, semiconductor recollections are favored over ferroelectric recollections for most applications as a result of
their focal points in cost, working rate, and physical size. As of late, FRAMs have been appeared to be helpful
nonvolatile memory in certain applications, for example, savvy cards and might be more appealing later on because of
them to a great degree high stockpiling thickness.[35-41]

Volume 4, Issue 11, November 2016

Page 4

IPASJ International Journal of Electrical Engineering (IIJEE)


Web Site: http://www.ipasj.org/IIJEE/IIJEE.htm
Email: editoriijee@ipasj.org
ISSN 2321-600X

A Publisher for Research Motivation........

Volume 4, Issue 11, November 2016


3. MEMORY ORGANIZATION

The favored association for most expansive memories is appeared in Figure 3. This association is an arbitrary access
design. The name is gotten from the way that memory areas (locations) can be gotten to in irregular request at a settled
rate, free of physical area, for perusing or composing. The capacity cluster, or center, is comprised of basic cell circuits
organized to share associations in level lines and vertical sections. The even lines, which are driven just from outside
the capacity cluster, are called wordlines, while the vertical lines, along which information stream into and out of cells,
are called bitlines.

Figure 3: Organization of memory systems.[44]


4.

A cell is gotten to for selecting so as to peruse or composing its line and segment. Every cell can store 0 or 1.
Recollections might all the while select 4, 8, 16, 32, or 64 segments in one line contingent upon the application. The
line and segment (or gathering of sections) to be chosen are dictated by interpreting parallel location data. For instance,
a n-bit decoder for column selection, as shown in Figure 8.1, has 2n output lines, a different one of which is enabled for
each different n-bit input code. The column decoder takes m inputs and produces 2m bitline access signals, of which 1,
4, 8,16, 32, or 64 may be enabled at one time. In the mid-2000s, capacitor-less DRAM recollections were proposed to
expel the outside capacitor from the traditional 1-transistor/1-capacitor DRAM cell. The capacitor-less DRAM cells
have a Floating-Body-Structure (FBC) on an incompletely exhausted (PD) SOI as appeared in Figure 4. This
innovation has alluring elements inside of a little cell size without the expansion of an outer stockpiling capacitor. In
spite of the fact that the evacuation of the outer capacitor decreased the territory overhead and the procedure
complexities, the manufacture of FBC gadgets on a SOI wafer has its own particular difficulties for stand-alone
memory applications. To start with, the SOI wafer is still excessively costly for the large scale manufacturing of
memory. Second, it is difficult to meet fundamental execution prerequisites with a short channel. [42-46]

Figure 4: Schematic diagram of DRAM[50]


The fundamental necessity for a DRAM cell is to keep up an adequate detecting edge between the two states amid the
revive cycle (maintenance time). At the point when the channel length is downsized, it is hard to ensure adequate
maintenance time because of short channel impacts, for example, channel prompted boundary bringing down (DIBL).
To smother short channel impacts, a flimsy body structure is required. In any case, it is difficult to mass items a slim

Volume 4, Issue 11, November 2016

Page 5

IPASJ International Journal of Electrical Engineering (IIJEE)


A Publisher for Research Motivation........

Volume 4, Issue 11, November 2016

Web Site: http://www.ipasj.org/IIJEE/IIJEE.htm


Email: editoriijee@ipasj.org
ISSN 2321-600X

silicon body SOI wafer with great qualities.[47-51]

Figure 5: Doubly Gated DRAM[55]


In this outline, the back-gate inclination electrically actuates a potential well at the back entryway interface to store
charges as appeared in Figure 5. This structure allows an electrically instigated drifting body to happen inside of a slim
completely exhausted body. Overabundance openings are gathered at the back interface and expansion the read current.
At the point when a negative back door predisposition is connected, it gives a potential-well that allows the
maintenance of openings in the body. Following a twofold entryway gadget can end handle lines from the channel
successfully, the twofold door cell can smother short channel impacts and keep up adequate maintenance time. Like a
twofold door transistor, it is more adaptable to shorter channel length with bigger body thickness than PD-SOI
device.[52-57]

4.CONCLUSION
This article inspected the chronicled improvement to the late progression on memory engineering and scaling pattern
of a few traditional sorts of Flash inside of the MOS family and anticipated their future patterns. With incredible
advancement being made in the developing memory advances, current patterns and restrictions were examined before
prompting some understanding into the up and coming era of memory items. For as far back as three and a half
decades in presence, the group of semiconductor memories has extended significantly and accomplished higher
densities, higher velocities, lower force, more usefulness, and lower expenses. In the previous 40 to 50 years, NVSM
has developed from the FG idea to FAMOS, SAMOS, Flash memory, multilevel cells, RRAM, 3-D structures, and TFRRAM. Subsequent to 1990, NVSM is an enlivened innovation, which has introduced the computerized age,
empowered the improvement of all present day electronic frameworks, and conveyed uncommon advantage to
mankind. In the meantime, a portion of the confinements inside of every sort of memory are additionally turning out to
be more figured it out. As the device measurement is lessened to the deca-nanometer administration, NVSM confronts
numerous genuine scaling difficulties, for example, the interface of neighboring cells, diminishment of put away
charges, and arbitrary broadcast clamor. Thusly, we trust and are certain that there are a few developing advances
expecting to go past those confinements and conceivably supplant all or the majority of the current semiconductor
memory innovations to wind up a USM. In spite of these impediments, the field of ordinary semiconductor recollections
would keep on thriving and memory gadget researchers will discover the best approach to meet these difficulties and
might even build up a 'brought together memory' with ease, elite, and high unwavering quality for future electronic
frameworks. Besides, the advancement of flow redoxbased resistive changing will enhance our old innovations, and
further research will create more amazing results that will advantage businesses and society to enhance the personal
satisfaction for billions of individuals around the globe.
ACKNOWLEDGEMENT
The authors are thankful to Honable C VI, Mr. Aseem Chauhan (Additional President, RBEF and Chancellor AUR,
Jaipur), Honble Pro VC Maj. General K. K. Ohri (AVSM, Retd.) Amity University, Lucknow, Wg. Cdr. (Retd.) Dr.
Anil Kumar, (Director, ASET), Prof. S. T. H. Abidi (Professor Emeritus), Brig. U. K. Chopra, Retd. (Director AIIT),
Prof. H K Dwivedi (Director, ASAP), Prof O. P. Singh (HOD, Electrical & Electronics Engg.) and Prof. N. Ram (Dy.
Director ASET) for their motivation, kind cooperation, and suggestions.

Volume 4, Issue 11, November 2016

Page 6

IPASJ International Journal of Electrical Engineering (IIJEE)


A Publisher for Research Motivation........

Volume 4, Issue 11, November 2016

Web Site: http://www.ipasj.org/IIJEE/IIJEE.htm


Email: editoriijee@ipasj.org
ISSN 2321-600X

References
[1]. Dennard RH, Cai J, Kumar A (2007) A perspective on todays scaling challenges and possible future directions.
Solid State Electron 51(5):1825
[2]. Colinge J-P (1997) Silicon-on-insulator technology: materials to VLSI, 2nd edn. Kluwer, Dordrecht
[3]. Moselund KE (2008) Three-dimensional electronic devices fabricated on a top-down silicon
nanowire platform. EPFL PhD Thesis
[4]. Moselund KE, Bouvet D, Leblebici Y, Ben Jamaa H, Atienza D, De Micheli G, Ionescu AM (2007) GAA
MOSFET for logic on a wire. In: European Nanoday. International nanotechnology conference on communication
and cooperation, INC3 2007, Brussels, Belgium, 1619 April 2007
[5]. Moselund KE, Pott V, Bouvet D, Ionescu AM (2007) Abrupt current switching due to impact ionization effects in
-gate MOSFET on low doped bulk silicon. ESSDERC 2007, Technical Digest, pp 287290
[6]. Moselund KE, Bouvet D, Ionescu AM (2007) Prospect for logic-on-a-wire: -gate NMOS inverter fabricated on
single Si nanowire. Technical Digest MNE 2007, Copenhagen, 5B-2, pp 123124
[7]. Moselund KE, Dobrosz P, Olsen S, Pott V, De Michielis L, Tsamados D, Bouvet D, ONeill A, Ionescu AM
(2007) Bended gate-all-around nanowire MOSFET:a device with enhanced carrier mobility due to oxidationinduced tensile stress. Technical Digest IEDM, pp 191194
[8]. Moselund KE, Bouvet D, Ben Jamaa MH, Atienza D, Leblebici Y, De Micheli G, Ionescu AM (2008) Prospects
for logic-on-a-wire. Microelectronic Eng (Special Edition) 85:14061409
[9]. Moselund KE, Pott V, Bouvet D, Ionescu AM (2008) Hysteretic inverter-on-a-body-tiedwire based on less-than-10
mV/decade abrupt punch-through impact ionization MOS PIMOS switch. VLSI-TSA, Taiwan, April 2008
[10]. Moselund KE, Pott V, Meinen C, Bouvet D, Kayal M, Ionescu AM (2008) DRAM based on hysteresis in impact
ionization single-transistor-latch. Accepted for presentation at the MRS Spring meeting, San Francisco, March
2008
[11]. Moselund KE, Bouvet D, Pott V, Meinen C, Kayal M, Ionescu AM (2008) Punch-through impact ionization
MOSFET (PIMOS):from device principle to applications. Solid State Electron 52:13361344
[12]. Gopalakrishnan K, Griffin PB, Plummer JD (2005) Impact ionization MOS (I-MOS) Part I: Device and circuit
simulations. IEEE Trans Electron Devices 52(1):6976
[13]. Furukawa T, Date M, Ohuchi M, Chiba A (1984) Ferroelectric switching characteristics in a copolymer of
vinylidene fluoride and trifluorethylene. J Appl Phys 56(5):1481
[14]. Lim SH, Rastogi AC, Desu SB (2004) Electrical properties of metal-ferroelectric-insulatorsemiconductor
structures based on ferroelectric polyvinylidene fluoride copolymer film gate for nonvolatile random access
memory application. J Appl Phys 96(10):5673
[15]. Gerber A, Kohlstedt H, Fitsilis M, Waser R, Reece TJ, Ducharme S, Rije E (2006) Low-voltage operation of
metal-ferroelectric-insulator-semiconductor diodes incorporating a ferroelectric polyvinylidene fluoride copolymer
Langmuir-Blodgett film. J Appl Phys 100:024110
[16]. Reece TJ, Ducharme S, Sorokin AV, Poulsen M (2003) Nonvolatile memory element based on a ferroelectric
polymer LangmuirBlodgett film. Appl Phys Lett 82:142
[17]. Naber RCG, Tanase C, Blom PWM, Gelinck GH, Marsman AW, Touwslager FJ, Setayesh S,
Leeuw DM (2005) High-performance solution-processed polymer ferroelectric field effect transistors. Nat Mater
4(3):243
[18]. Sakoda T et al (2001) Hydrogen-robust submicron IrOx=Pb.Zr; Ti/O3=Ir capacitors for embedded ferroelectric
memory. Jpn J Appl Phys 40(1):2911
[19]. Kinam K, Jung Hyuk C, Jungdal C, Hong-Sik J (2005) The future prospect of nonvolatile memory. 2005 IEEE
symposium on VLSI technology
[20]. A-Paz de Araujo C, Cuchiaro JD, McMillan LD, Scott MC, Scott JF (1995) Fatigue-free ferroelectric capacitors
with platinum electrodes. Nature 374(6523):627
[21]. Nakao K, Judai Y, Azuma M, Shimada Y, Otsuki T (1998) Voltage shift effect on retention failure in ferroelectric
memories. Jpn J Appl Phys 37:52035206
[22]. Fujisaki S, Ishiwara H, Fujisaki Y (2007) Low-voltage operation of ferroelectric poly(vinylidene fluoridetrifluoroethylene) copolymer capacitors and metal-ferroelectricinsulator-semiconductor diodes. Appl Phys Lett
90:158
[23]. Salvatore GA, Bouvet D, Stolitchnov I, Setter N, Ionescu AM (2008) Low voltage ferroelectric FET with sub-100
nm copolymer P(VDF-TrFE) gate dielectric for non-volatile 1T memory. ESSDERC 2008, Edinburgh, Scotland,

Volume 4, Issue 11, November 2016

Page 7

IPASJ International Journal of Electrical Engineering (IIJEE)


A Publisher for Research Motivation........

Volume 4, Issue 11, November 2016

Web Site: http://www.ipasj.org/IIJEE/IIJEE.htm


Email: editoriijee@ipasj.org
ISSN 2321-600X

1519 September 2008


[24]. Paz de Araujo CA, Cuchiaro JD, McMillan LD, Scott MC, Scott JF (1995) Fatigue-free ferroelectric capacitors
with platinum electrodes. Nature 374(6323):627629
[25]. Alexe M, Harnagea C, Hesse D, G osele U (2001) Polarization imprint and size effects in mesoscopic ferroelectric
structures. Appl Phys Lett 79:242
[26]. Stolitchnov I, Colla E, Tagantsev A, Bharadwaja SSN, Hong S, Setter N, Cross JS, Tsukada M (2002) Unusual
size
effect
on
the
polarization
patterns
in
micron-size
Pb(Zr,Ti)O-3
film
capacitors. Appl Phys Lett 80(25):48044806
[27]. Magrez A, Vasco E, Seo JW, Dieker C, Setter N, Forro L (2006) .Growth of single-crystalline KNbO3
nanostructures. J Phys Chem 110:5861
[28]. Vasco E, Magrez A, Forro L, Setter N (2005) Growth kinetics of one-dimensional KNbO3 nanostructures by
hydrothermal processing routes. J Phys Chem B 109(30):1433114334
[29]. Magrez A, Seo JW, Dieker C, Forr o L Preparation of large scale arrays of oriented KNbO3 nanowires, in
preparation
[30]. Wada S, Muraoka K, Kakemoto H, Tsumuri T, Kumagai H (2005) Enhanced piezoelectric properties of potassium
niobate single crystals with fine engineered domain configurations. Mater Sci Eng B 120:186189
[31]. 1. Kahng D, Sze SM: A floating gate and its application to memory devices. Bell Syst Tech J 1967, 46(6):1288
1295.
[32]. Ayling JK, Moore RD, Tu GK: A high-performance monolithic store. In Dig Tech Papers IEEE Int Solid-State
Circuits Conf: February 19-21 1969; Philadelphia. Piscataway: IEEE; 1969:3637.
[33]. Bez R, Camerlenghi E, Modelli A, Visconti A: Introduction to flash memory. Proc IEEE 2003, 91(4):489502.
[34]. Aritome S: Advanced flash memory technology and trends for files storage application. In IEEE IEDM Tech Dig:
December 10-13 2000; San Francisco. Piscataway: IEEE; 2002:763766.
[35]. SNIA: Solid State Storage 101: An Introduction to Solid State Storage. San Francisco: SNIA; 2009.
[36]. Kim K, Koh G: The prospect on semiconductor memory in nano era. IEEE 7th Inter Conf Solid-State Integer
Circuits Technol 2004, 1:662667.
[37]. Lam CH: The quest for the universal semiconductor memory. In IEEE Conf Electron Devices and Solid-State
Circuits: December 19-21 2005; Hong Kong. Piscataway: IEEE; 2005:327333.
[38]. Tseng TY, Sze SM: Nonvolatile Memories: Materials, Devices and Applications. Lewis Way: American Scientific
Publishers; 2012:25650.
[39]. Lin CW, Wang DY, Tai Y, Jiang YT, Chen MC, Chen CC, Yang YJ, Chen YF: Type-II heterojunction
organic/inorganic hybrid non-volatile memory based on FeS2 nanocrystals embedded in poly(3-hexylthiophene). J
Phys D Appl Phys 2011, 44(29):292002.
[40]. Burr GW, Kurdi BN, Scott JC, Lam CH, Gopalakrishnan K, Shenoy RS: Overview of candidate device
technologies for storage-class memory. IBM J Res & Dev 2008, 524:449464.
[41]. Intel is hot on plastic memory. In [http://www.geek.com/chips/intel-is-hoton-plastic-memory-548187]
[42]. Lin HT, Pei Z, Chen JR, Hwang GW, Fan JF, Chan YJC: A new nonvolatile bistable polymer-nanoparticle
memory device. IEEE Electron Device Lett 2007, 28(11):951953.
[43]. Cho SH, Lee DI, Jung JH, Kim TW: Electrical bistabilities and memory stabilities of nonvolatile bistable devices
fabricated utilizing C60 molecules embedded in a polymethyl methacrylate layer. Nanotechnology 2009,
20(34):345204.
[44]. Tang W, Shi HZ, Xu G, Ong BS, Popoyic ZD, Deng JC, Zhao J, Rao GH: Memory effect and negative differential
resistance by electrode-induced two-dimensional single-electron tunneling in molecular and organic electronic
devices. Adv Mater 2005, 17(19):23072311.
[45]. Intel brings plastic memory one step closer to reality. In [http://www.geek.com/chips/intel-brings-plastic-memoryone-step-closer-to-reality-553620]
[46]. Wang X: Electrical characterization of novel charge-trapping non-volatile semiconductor memory devices. In
Theses and Dissertations, Volume 932: Lehigh University; 2006.
[47]. Lankhorst MHR, Ketelaars BWSMM, Wolters RAM: Low-cost and nanoscale non-volatile memory concept for
future silicon chips. Nat Mater 2005, 4:347352.
[48]. Viking Technology: The Expanding Role of Non-volatile Memory in HighPerformance Embedded Architecture.
Foothill Ranch: Viking Technology; 2012:6437255.
[49]. Y. Li et all, 128Gb 3b/Cell NAND Flash Memory in 19nm Technology with 18MB/s Write Rate and 400Mb/s
Toggle Mode, in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012.

Volume 4, Issue 11, November 2016

Page 8

IPASJ International Journal of Electrical Engineering (IIJEE)


A Publisher for Research Motivation........

Volume 4, Issue 11, November 2016

Web Site: http://www.ipasj.org/IIJEE/IIJEE.htm


Email: editoriijee@ipasj.org
ISSN 2321-600X

[50]. 64 Giga bit NAND flash price on www.dramexchange.com (1/28/2013)


[51]. Y. Koh, NAND Flash scaling beyond 20nm, in International Memory Workshop IMW), 2009.
[52]. H.-S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, and K. E. Goodson,
Phase change memory, in Proc. IEEE, Vol. 98, No. 12, pp. 2201- 2227, 2010.
[53]. H. Akinaga and H. Shima, Resistive Random Access Memory (ReRAM) based on metal oxides, in Proc. IEEE,
Vol. 98, No. 12, pp. 2237-2251, 2010.
[54]. W. Y. Choi, H. Kam, D. Lee, J. Lai and T.-J. K. Liu, Compact Nano-ElectroMechanical non-volatile memory
(NEMory) for 3D integration in IEDM Tech. Dig., pp. 603-606, 2007.
[55]. W. Kwon , J. Jeon, L. Hutin and T. K. Liu, Electro-Mechanical Diode Memory Cell Design for Cross-Point
Memory Arrays, IEEE Electron Device Letters, Vol. 33, No. 2, 2012.
[56]. W. Kwon, L. Hutin and T.-J. K. Liu, Electro-Mechanical Diode Performance and Scaling for Cross-Point NonVolatile Memory Array, in International Memory Workshop (IMW), 2012.
[57]. Sentaurus Ver. A-2008.09, SYNOPSYS [10] Coventor Ware TM Ver. 2008

AUTHOR
RAJINDER TIWARI received his M.Sc. degree in Electronics Science from Jammu University,
Jammu in 1998. M.Tech degree in Instrumentation Engineering from National Institute of
Technology (NIT), Kurukshetra (Formerly, Regional Engineering College, Kurukshetra),
Kurukshetra in 2002. The author has been pursuing PhD degree from Amity University, Lucknow.
Presently, he is working in the capacity of Assistant Professor in Department of Electrical &
Electronics Engineering, Amity University, Lucknow. He has published several research papers in
the International and national Journals and Conferences with high repute. His areas of interest are Analog CMOS
Circuits (VLSI), Embedded System Design, Industrial Automation System Design, Process Instrumentation and
Control based Intelligent Systems, Digital Image Processing, Digital System Design. He is the life member of several
professional bodies i.e. IETE, IET (U.K.), MRSI, UACEEE.

Volume 4, Issue 11, November 2016

Page 9

You might also like