Professional Documents
Culture Documents
16
LP: AP7201
Department of Electronics and Communication Engineering
Rev. No: 00
B.E/B.Tech/M.E/M.Tech : EC Regulation:2013 Date: 29-01-2016
PG Specialisation : Applied Electronics
Sub. Code / Sub. Name : AP7201- Analysis and Design of Analog Integrated Circuits
Unit :I
Objective: To design the single stage amplifiers using P-mos and N-mos driver circuits with different loads.
Session Teaching
Topics to be covered
No * Aids
Common source stage- with current mirror active load, resistive load, diode
1 BB/PPT
connected load, triode, source degeneration
3&4 Common gate stage- with current mirror active load, small signal model BB/PPT
Single ended and differential operation- Single Ended Signal, Differential Signal,
6 BB/PPT
rejection of common mode and power supply noise
9 Tutorial BB/PPT
Sub. Code / Sub. Name: AP7201- Analysis and Design of Analog Integrated Circuits
Unit : II
Objective: To analyze high frequency concepts of single stage amplifiers and noise characteristics associated
with differential amplifiers.
Session Teaching
Topics to be covered
No * Aids
18 Noise in differential amplifiers- output noise and noise figure calculation PPT
Sub. Code / Sub. Name: AP7201- Analysis and Design of Analog Integrated Circuits
Unit : III
Objective: To analyze the concepts of operational amplifiers and noise characteristics associated with
operational amplifiers.
Session Teaching
Topics to be covered
No * Aids
Sub. Code / Sub. Name: AP7201- Analysis and Design of Analog Integrated Circuits
Unit : IV
Objective: To analyze the concepts of stability and frequency compensation of operational amplifiers.
Session Teaching
Topics to be covered
No * Aids
32 Tutorial BB/PPT
36 Tutorial BB/PPT
Sub. Code / Sub. Name: AP7201- Analysis and Design of Analog Integrated Circuits
Unit : V
Objective: To study the different types of current mirrors and to know the concepts of voltage and current
reference circuits.
Session Teaching
Topics to be covered
No * Aids
38 Cascode current mirrors- low voltage cascode using a source follower level shifter BB/PPT
45 Tutorial BB/PPT
REFERENCES:
1. Paul R. Gray, Paul J. Hurst, Stephen H. Lewis, Robert G. Meyer, Analysis and Design of
Analog Integrated Circuits, 5th Edition, Wiley, 2009.
2. Behzad Razavi, Design of Analog CMOS Integrated Circuits, Tata McGraw Hill, 2001
3. Willey M.C. Sansen, Analog design essentials, Springer, 2006.
4. Grebene, Bipolar and MOS Analog Integrated circuit design, John Wiley & sons,Inc.,
2003.
5. Phillip E.Allen, DouglasR.Holberg, CMOS Analog Circuit Design, Second edition, Oxford
University Press, 2002
Prepared by Approved by
Signature
Date
Remarks *: NIL
Remarks *: NIL
* If the same lesson plan is followed in the subsequent semester/year it should be mentioned
and signed by the Faculty and the HOD
FT/GN/68/01/23.01.16
LP: AP7201
Department of Electronics and Communication Engineering
Rev. No: 00
B.E/B.Tech/M.E/M.Tech : EC Regulation:2013 Date: 29-01-2016
PG Specialisation : Applied Electronics
Sub. Code / Sub. Name : AP7201- Analysis and Design of Analog Integrated Circuits
CO Statements RBT*
Level
Students will be able to design single stage amplifiers using pmos and nmos driver circuits with
different loads. L6
Students will be able to examine high frequency concepts of single stage amplifiers and noise
characteristics associated with differential amplifiers. L4
Students will be able to draw the concepts of stages of op-amp and study the frequency
compensation techniques. L3
Students will be able to study the different types of current mirrors and to know the concepts of
voltage and current reference circuits. L1
Mapping CO PO - PSO:
PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12 PSO-1 PSO-2
CO1 A A B A B C C C C C B A A
CO2 A B B B A C C C C C A A B
CO3 B B A A A C C C B C B A B
CO4 A A B A A C C C C C B A A
Course Requirements
1. Scientific Calculator
Assessment Methods
1. Assignment 1 + CAT 1
2. Assignment 2 + CAT 2 Internals - 20 Marks
3. Assignment 3 + CAT 3
4. Attendance (Not applicable for R2013)
5. End semester exam - 80 Marks
FT/GN/68/01/23.01.16