You are on page 1of 4

University of San Carlos Technological Center

Microelectronics and IT Laboratory


ECE512AL

NAME: Ambayan, Brendan PG A. DATE PERFORMED: September 25, 2017


SCHEDULE: M 10:30- 1:30 PM INSTRS SIG. Engr. Ellen Agnes M. Zafra

LABORATORY EXERCISE #5
Inverter Layout and Extraction
I. Schematic

Fig 1. Inverter Schematic Diagram

II. Component Design

Fig 2. Inverter Component Design


III. Layout

Fig 3. Inverter Layout


IV. Simulation

Schematic
Waveform:

Fig 4. Inverter VTC Curve using Schematic

VM= 799.163mV

Spice Codes:

Layout
Waveform:

Fig 5. Inverter VTC Curve using Layout

VM= 799.163 mV
Spice Codes:

You might also like