Professional Documents
Culture Documents
1_E
THC63LVD104C
112MHz 30Bits COLOR LVDS Receiver
Block Diagram
RB+/- 7 RB6-RB0
RC+/- 7 RC6-RC0
RD+/- 7 RD6-RD0
RE+/- 7 RE6-RE0
CMOS/TTL INPUT
TEST
PD
OE
R/F
GND
VCC
VCC
RA0
RA1
RA2
RA3
RA4
RA5
RA6
RB0
RB1
RB2
RB3
RB4
RB5
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
RA- 49 32 RB6
RA+ 50 31 CLKOUT
RB- 51 30 GND
RB+ 52 29 RC0
LVCC 53 28 RC1
RC- 54 27 RC2
RC+ 55 26 RC3
RCLK- 56 25 RC4
RCLK+ 57 24 RC5
LGND 58 23 VCC
RD- 59 22 RC6
RD+ 60 21 RD0
RE- 61 20 RD1
RE+ 62 19 RD2
PGND 63 18 RD3
PVCC 64 17 RD4
10
12
13
14
15
16
11
1
2
3
4
5
6
7
8
9
TEST
GND
GND
VCC
RD6
RD5
RE6
RE5
RE4
RE3
RE2
RE1
RE0
R/F
OE
PD
Data Outputs
PD R/F OE CLKOUT
(Rxn)
0 0 0 Hi-Z Hi-Z
0 0 1 All 0 Fixed Low
0 1 0 Hi-Z Hi-Z
0 1 1 All 0 Fixed Low
1 0 0 Hi-Z Hi-Z
1 0 1 Data Out The falling edge closer to the center of the data eye.
1 1 0 Hi-Z Hi-Z
1 1 1 Data Out The rising edge closer to the center of the data eye.
** Rxn
x = A,B,C,D,E
n = 0,1,2,3,4,5,6
Electrical Characteristics
CMOS/TTL DC Specifications
VCC =LVCC=PVCC= 3.0V ~ 3.6V, Ta = -20 °C ~ +85 °C
Symbol Parameter Conditions Min. Typ. Max. Units
VIH High Level Input Voltage 2.0 VCC V
VIL Low Level Input Voltage GND 0.8 V
IOH= -4mA (data)
VOH High Level Output Voltage 2.4 V
IOH= -8mA (clock)
IOL= 4mA (data)
VOL Low Level Output Voltage 0.4 V
IOL= 8mA (clock)
IINC Input Current 0V ≤ V IN ≤ V CC ± 10 μA
1. “Absolute Maximum Ratings” are those values beyond which the safety of the device can not be guaranteed. They
are not meant to imply that the device should be operated at these limits. The tables of “Electrical Characteristics”
specify conditions for device operation.
Rx0
Rx1
Rx2
Rx3
Rx4
Rx5
Rx6
x=A,B,C,D,E
25.0
20.0
Output Load[pF]
15.0
10.0
5.0 Ta=70℃
Ta=85℃
0.0
8 28 48 68 88 108
Frequency[MHz]
TTL Outputs
CL=8pF
20% 20%
tTLH tTHL
R/F = H
tRS tRH
x = A,B,C,D,E
n = 0,1,2,3,4,5,6
AC Timing Diagrams
3.0V
VCC
RCLK+/-
2.0V
PD
tRPLL
2.0V
CLKOUT
RCLK+ Vdiff=0V
Ry+/-
tRCD
CLKOUT
VCC/2
R/F = L
x = A,B,C,D,E
n = 0,1,2,3,4,5,6
AC Timing Diagrams
LVDS Inputs
tRCIP
Vdiff = 0V Vdiff = 0V
RCLK+
(Differential)
RA+/- RA3’ RA2’ RA1’ RA0’ RA6 RA5 RA4 RA3 RA2 RA1 RA0 RA6’’
RB+/- RB3’ RB2’ RB1’ RB0’ RB6 RB5 RB4 RB3 RB2 RB1 RB0 RB6’’
RC+/- RC3’ RC2’ RC1’ RC0’ RC6 RC5 RC4 RC3 RC2 RC1 RC0 RC6’’
RD+/- RD3’ RD2’ RD1’ RD0’ RD6 RD5 RD4 RD3 RD2 RD1 RD0 RD6’’
RE+/- RE3’ RE2’ RE1’ RE0’ RE6 RE5 RE4 RE3 RE2 RE1 RE0 RE6’’
tRIP1
tRIP0
tRIP6
tRIP5
tRIP4
tRIP3
tRIP2
1)Power On Sequence
Power on LVDS-Tx after THC63LVD104C.
3)GND Connection
Connect the each GND of the PCB which LVDS-Tx and THC63LVD104C on it. It is better for EMI reduction to place
GND cable as close to LVDS cable as possible.
TCLK+
LVDS-Tx THC63LVD104C
TCLK-
THC63LVD104C
5)Asynchronous use
Asynchronous use such as following systems are not recommended.
TCLK+ CLKOUT
TCLK- THC63LVD104C DATA
IC IC
TCLK+
THC63LVD104C DATA
TCLK-
Package
12.00 BSC.
1.2 Max
10.00 BSC.
1.00+/-0.05
0.05~0.15
12.00 BSC.
10.00 BSC.
THC63LVD104C
0.09~0.20
0.50 BSC. 0.20+/-0.03 0.08 M
3.5+/-3.5 degree
S SEATING PLANE
0.10 S
GAGE PLANE
0.25mm
0.60+/-0.15
1.00 REF.
Unit : mm