Professional Documents
Culture Documents
Assignment on:-
Submitted By: -
Introduction:The microcomputer system consists of three basic blocks:i. Central processing unit (CPU):The CPU executes all the instructions and performs arithmetic and logic operations on data. The CPU of the microcomputer is called the microprocessor typically a single VLSI (very large scale integration) chip that contains all the registers, control unit and arithmetic-logic circuits of the microcomputer.
Arithmetic-Logic Unit (ALU):The ALU is a combinational circuit that performs all the data manipulations, especially arithmetic and logic operations, inside a microprocessor, the size of the ALU conforms to the word length of the microcomputer, ii. Memory unit: used for storage of both data & instructions, it consists of:1. Main Memory: Necessary for the computer system to work, instructions are fetched from it; it is composed of the Random Access Memory (RAM) which is a volatile memory & the Read Only Memory (ROM) which is a non volatile memory. 2. Secondary Storage memory: a storage unit that has a larger capacity but less speed than the main memory.
iii.
Input / Output (I/O) unit: used by the CPU to communicate with the peripherals such as keyboard, printer, etc.
All these units are connected together via the system bus which is used for exchanging data between them; the system bus carries three types of signals: - address, data & control signals, figure (1) shown below represents a block diagram representation of the computer system.
ALU Design:The ALU selected to be designed is a 4-bits ALU, it has three inputs: A=A3A2 A1 A0, B=B3B2B1B0 & an input carryC0, it has an output Q=Q4Q3Q2Q1Q0, the ALU circuit consists of:1. 2. 3. 4. A Quad 2-inputs AND Gate IC (7408). A Quad 2-inputs OR Gate IC (7432). A Hex inverter IC (7404). A 4-bits binary parallel adder (74283) which adds two numbers of 4 bits each.
The output of a certain IC is selected to be sent to the ALU output pins(Q0-Q3) via 4 multiplexers packaged in two ICs (74153), each multiplexer IC has two selection lines (S0 & S1), the fifth output pin (Q4) is connected directly to the carry of the 74238 adder IC.
Every combination of S1 & S0 causes the output of a certain IC to reach to the ALU output pins as shown below:S1 0 0 1 1 S0 0 1 0 1 Operation Output AND output OR output inverter output Adder output (Sum)
The 5th output pin (Q4) is connected to the output carry of the adder, The Circuit design is shown in figure (2) below:7408 IC A0 A1 A2 A3
1 10 5 2 6 3 12 8 74LS08 11
S1 S0
B0 B1 B2 B3 C0
4 13 9
Q0 Q1
1 2 4 6 5 9 8 10 12 11 13
2Y
Q2 Q3 Q4
74153
1 3 5 13 7404
2 4 6 12
2Y
7404 IC
5 3 14 12 6 2 15 11 7 A0 A1 A2 A3 B0 B1 B2 B3 C0 C4 9
74153
Comparison between Intel 8086 & Pentium processors:i. The 8086 is a16-bit processor but Pentium is a 32-bit processor. ii. Intel 8086 has 29,000 transistors but Intels Original Pentium has 3.2 million transistors. iii. The Pentium, a superscalar microprocessor, contains two independent pipelines (allows the Pentium to execute two instructions per cycle) but the 8086 had no a single pipeline model. iv. The Pentium has two primary operation modes: real and protected, the real mode is called virtual 8086 operation mode. v. The Original Pentium Processor has 32 address pins allows it to access up to 4GB of main memory, but the 8086 has 20 address pins allows it to access up to 1MB of main memory. vi. Maximum Clock Frequency for Original Pentium at Introduction was 60 MHz but for the 8086 the Maximum Clock Frequency at Introduction was 8 MHz vii. The Pentium has an on-chip cache memory but the 8086 hasnt. viii. Both Intels Original Pentium & 8086 processors are Complex Instruction Set Computer (CISC) microprocessors. ix. Intel extended the original x86 ISA to include the floating-point instructions in the Pentium x. The Pentium processor family provides other significant enhancements and additions including the following: Dynamic Branch Prediction Improved Instruction Execution Time Separate 8K Code and 8K Data Caches Write-back MESI Protocol in the Data Cache Bus Cycle Pipelining Address Parity Internal Parity Checking Functional Redundancy Checking Execution Tracing Performance Monitoring System Management Mode Virtual Mode Extensions