TDA7439

THREE BANDS DIGITALLY CONTROLLED AUDIO PROCESSOR

INPUT MULTIPLEXER - 4 STEREO INPUTS - SELECTABLE INPUT GAIN FOR OPTIMAL ADAPTATION TO DIFFERENT SOURCES ONE STEREO OUTPUT TREBLE, MIDDLE AND BASS CONTROL IN 2.0dB STEPS VOLUME CONTROL IN 1.0dB STEPS TWO SPEAKER ATTENUATORS: - TWO INDEPENDENT SPEAKER CONTROL IN 1.0dB STEPS FOR BALANCE FACILITY - INDEPENDENT MUTE FUNCTION ALL FUNCTION ARE PROGRAMMABLE VIA SERIAL BUS DESCRIPTION The TDA7439 is a volume tone (bass, middle and treble) balance (Left/Right) processor for quality audio applications in car-radio and Hi-Fi systems. Selectable input gain is provided. Control of all the functions is accomplished by serial bus. BLOCK DIAGRAM
MUXOUTL L-IN1 11 100K 12 100K 13 100K 14 100K 0/30dB 2dB STEP 100K 9 100K 8 G VOLUME TREBLE MIDDLE 15 INL 16 TREBLE(L) 27

SDIP30

ORDERING NUMBER: TDA7439

The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers. Thanks to the used BIPOLAR/CMOS Technology, Low Distortion, Low Noise and DC stepping are obtained

MIN(L) MOUT(L) BIN(L) 26 RM 25 23 RB

BOUT(L) 24

L-IN2

L-IN3

BASS

SPKR ATT LEFT

LOUT

L-IN4

30 I2CBUS DECODER + LATCHES 1 29

SCL SDA DIG_GND

R-IN1

10

R-IN2

VOLUME

TREBLE

MIDDLE

BASS

SPKR ATT RIGHT VREF

ROUT

R-IN3

100K 7 100K INPUT MULTIPLEXER + GAIN 17 MUXOUTR INR 18 28 TREBLE(R) RM 19 20 21 RB 22 2

D95AU342B

3 SUPPLY 4

R-IN4

VS AGND

MIN(R) MOUT(R) BIN(R)

BOUT(R) CREF

September 2002

1/16

TDA7439
PIN CONNECTION (Top view)
SDA CREF VS AGND ROUT LOUT R-IN4 R-IN3 R-IN2 R-IN1 L-IN1 L-IN2 L-IN3 L-IN4 MUXOUTL 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
D95AU340A

30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

SCL DIG_GND TREBLE(R) TREBLE(L) MIN(L) MOUT(L) BOUT(L) BIN(L) BOUT(R) BIN(R) MOUT(R) MIN(R) INR MUXOUTR INL

ABSOLUTE MAXIMUM RATINGS

Symbol VS Tamb Tstg Operating Supply Voltage Operating Ambient Temperature Storage Temperature Range Parameter Value 10.5 -10 to 85 -55 to 150 Unit V C C

THERMAL DATA
Symbol Rth j-pin Parameter Thermal Resistance Junction-pins Value 85 Unit C/W

QUICK REFERENCE DATA

Symbol VS VCL THD S/N SC Supply Voltage Max. input signal handling Total Harmonic Distortion V = 1Vrms f = 1KHz Signal to Noise Ratio V out = 1Vrms (mode = OFF) Channel Separation f = 1KHz Input Gain in (2dB step) Volume Control Treble Control (1dB step) (2dB step) 0 -47 -14 -14 -14 -79 100 Parameter Min. 6 2 Typ. 9 0.01 106 90 30 0 +14 +14 +14 0 Max. 10.2 0.1 Unit V Vrms % dB dB dB dB dB dB dB dB dB

Middle Control (2dB step) Bass Control (2dB step) Balance Control Mute Attenuation 1dB step

2/16

TDA7439
ELECTRICAL CHARACTERISTICS (refer to the test circuit Tamb = 25C, VS = 9V, RL= 10K, RG = 600, all controls flat (G = 0dB), unless otherwise specified)
Symbol Parameter Test Condition Min. Typ. Max. Unit

SUPPLY
VS IS SVR Supply Voltage Supply Current Ripple Rejection 6 4 60 9 7 90 10.2 10 V mA dB

INPUT STAGE
RIN VCL SIN Ginmin Ginman Gstep Input Resistance Clipping Level Input Separation Minimum Input Gain Maximum Input Gain Step Resolution THD = 0.3% The selected input is grounded through a 2.2 capacitor 70 2 80 -1 29 1.5 100 2.5 100 0 30 2 130 K Vrms dB dB dB dB

1 31 2.5

VOLUME CONTROL
Ri CRANGE AVMAX ASTEP EA ET VDC Amute Input Resistance Control Range Max. Attenuation Step Resolution Attenuation Set Error Tracking Error DC Step Mute Attenuation 20 45 45 0.5 -1.0 -1.5 33 47 47 1 0 0 0 0 0 0.5 100 50 49 49 1.5 1.0 1.5 1 2 3 K dB dB dB dB dB dB dB mV mV dB

AV = 0 to -24dB AV = -24 to -47dB AV = 0 to -24dB AV = -24 to -47dB adjacent attenuation steps from 0dB to AV max

80

BASS CONTROL (1)

Gb BSTEP RB Control Range Step Resolution Internal Feedback Resistance Max. Boost/cut +12.0 1 33 +14.0 2 44 +16.0 3 55 dB dB K

TREBLE CONTROL (1)

Gt TSTEP Control Range Step Resolution Max. Boost/cut +13.0 1 +14.0 2 +15.0 3 dB dB

MIDDLE CONTROL (1)

Gm MSTEP RM Control Range Step Resolution Internal Feedback Resistance Max. Boost/cut +12.0 1 18.75 +14.0 2 25 +16.0 3 31.25 dB dB K

SPEAKER ATTENUATORS
CRANGE SSTEP EA VDC Amute Control Range Step Resolution Attenuation Set Error DC Step Mute Attenuation 70 0.5 -1.5 -2 80 76 1 0 0 0 100 82 1.5 1.5 2 3 dB dB dB dB mV dB

AV = 0 to -20dB AV = -20 to -56dB adjacent attenuation steps

NOTE1: 1) The device is functionally good at Vs = 5V. a step down, on Vs, to 4V doest reset the device. 2) BASS, MIDDLE and TREBLE response: The center frequency and the response quality can be chosen by the external circuitry.

3/16

TDA7439
ELECTRICAL CHARACTERISTICS (continued.)
Symbol Parameter Test Condition Min. Typ. Max. Unit

AUDIO OUTPUTS
VCLIP RL RO VDC Clipping Level Output Load Resistance Output Impedance DC Voltage Level d = 0.3% 2.1 2 10 3.5 2.6 40 3.8 70 4.1 VRMS K V V dB dB dB dB %

GENERAL
ENO Et S/N SC d Output Noise Total Tracking Error Signal to Noise Ratio Channel Separation Left/Right Distortion All gains = 0dB; BW = 20Hz to 20KHz flat AV = 0 to -24dB AV = -24 to -47dB All gains 0dB; VO = 1VRMS ; AV = 0; VI = 1VRMS ; 5 0 0 106 100 0.01 15 1 2

95 80

0.08

BUS INPUT
VIL VIH IIN VO Input Low Voltage Input High Voltage Input Current Output Voltage SDA Acknowledge 1 VIN = 0.4V IO = 1.6mA 3 -5 0 0.4 5 0.8 V V A V

TEST CIRCUIT
5.6nF 2.2F 2.7K 18nF
MIN(L)

5.6K 22nF 100nF 100nF

MUXOUTL L-IN1 0.47F L-IN2 0.47F L-IN3 0.47F L-IN4 0.47F 14 100K 0/30dB 2dB STEP 100K 9 100K 8 100K 7 100K INPUT MULTIPLEXER + GAIN 13 100K 12 100K G 11 100K

INL 15

TREBLE(L) 16 27

MOUT(L) 26 RM 25

BIN(L) 23 RB

BOUT(L) 24

VOLUME

TREBLE

MIDDLE

BASS

SPKR ATT LEFT

LOUT

30 I2CBUS DECODER + LATCHES 1 29

SCL SDA DIGGND

R-IN1 0.47F R-IN2 0.47F R-IN3 0.47F R-IN4 0.47F

10

VOLUME

TREBLE

MIDDLE

BASS

SPKR ATT RIGHT VREF

ROUT

3 RM 17 MUXOUTR INR 18 TREBLE(R) 28

MIN(R)

RB 20 21 BIN(R) 22

SUPPLY

VS AGND

19

2 CREF

MOUT(R)

BOUT(R)

2.2F 5.6nF

18nF 2.7K

22nF 100nF 5.6K

100nF

10F
D95AU339B

4/16

TDA7439
APPLICATION SUGGESTIONS The first and the last stages are volume control blocks. The control range is 0 to -47dB (mute) for the first one, 0 to -79dB (mute) for the last one. Both of them have 1dB step resolution. The very high resolution allows the implementation of systems free from any noisy acoustical effect. The TDA7439 audioprocessor provides 3 bands tones control. Bass, Middle Stages The Bass and the middle cells have the same structure. The Bass cell has an internal resistor Ri = 44K typical. The Middle cell has an internal resistor Ri = 25K typical. Several filter types can be implemented, connecting external components to the Bass/Middle IN and OUT pins. Figure 1. R2 =
Ri internal IN C1 R2
D95AU313

The fig.1 refers to basic T Type Bandpass Filter starting from the filter component values (R1 internal and R2,C1,C2 external) the centre frequency Fc, the gain Av at max. boost and the filter Q factor are computed as follows: FC = 1 R1 R2 C1 C2 2 R2 C2 + R2 C1 + Ri C1 R2 C1 + R2 C2 R1 R2 C1 C2 R2 C1 + R2 C2

AV =

Q=

Viceversa, once Fc, Av, and Ri internal value are fixed, the external components values will be: C1 = AV 1 2 FC Ri Q C2 = Q2 C1 AV 1 Q2

AV 1 Q2 2 C1 FC (AV 1) Q

OUT C2

Treble Stage The treble stage is a high pass filter whose time constant is fixed by an internal resistor (25K typical) and an external capacitor connected between treble pins and ground Typical responses are reported in Figg. 10 to 13. CREF The suggested 10F reference capacitor (CREF) value can be reduced to 4.7F if the application requires faster power ON. Figure 3: THD vs. RLOAD

Figure 2: THD vs. frequency

5/16

TDA7439
Figure 4: Channel separation vs. frequency Figure 5: Bass response

Ri = 44k C9 = C10 = 100nF (Bout, Bin) R3 = 5.6k

Figure 6: Middle response

Figure 7: Treble response

Ri = 25k C9 = 15nF (MIN) C6 - 22nF (MOUT) R1 = 2.7k

Figure 8: Typical tone response

6/16

TDA7439
I C BUS INTERFACE Data transmission from microprocessor to the TDA7439 and vice versa takes place through the 2 wires I2C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected). Data Validity As shown in fig. 9, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW. Start and Stop Conditions As shown in fig.10 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. Byte Format Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acFigure 9: Data Validity on the I2CBUS
2

knowledge bit. The MSB is transferred first. Acknowledge The master (P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 11). The peripheral (audio processor) that acknowledges has to pull-down (LOW) the SDA line during this clock pulse. The audio processor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer. Transmission without Acknowledge Avoiding to detect the acknowledge of the audio processor, the P can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data. This approach of course is less protected from misworking.

Figure 10: Timing Diagram of I2CBUS

Figure 11: Acknowledge on the I2CBUS

7/16

TDA7439
SOFTWARE SPECIFICATION Interface Protocol The interface protocol comprises: A start condition (S) A chip address byte, containing the TDA7439 address A subaddress bytes A sequence of data (N byte + acknowledge) A stop condition (P)

CHIP ADDRESS MSB S 1 0 0 0 1 0 0 LSB 0 ACK MSB X X

SUBADDRESS LSB X B DATA ACK MSB

DATA 1 to DATA n LSB DATA ACK P

D96AU420

ACK = Acknowledge S = Start P = Stop A = Address B = Auto Increment

EXAMPLES No Incremental Bus The TDA7439 receives a start condition, the cor-

rect chip address, a subaddress with the B = 0 (no incremental bus), N-data (all these data concern the subaddress selected), a stop condition.

CHIP ADDRESS MSB S 1 0 0 0 1 0 0 LSB 0 ACK MSB X X

SUBADDRESS LSB X 0 D3 D2 D1 D0 ACK MSB

DATA LSB DATA ACK P

D96AU421

Incremental Bus The TDA7439 receive a start conditions, the correct chip address, a subaddress with the B = 1 (incremental bus): now it is in a loop condition with an autoincrease of the subaddress whereas

SUBADDRESS from "XXX1000" to "XXX1111" of DATA are ignored. The DATA 1 concern the subaddress sent, and the DATA 2 concern the subaddress sent plus one in the loop etc, and at the end it receivers the stop condition.

CHIP ADDRESS MSB S 1 0 0 0 1 0 0 LSB 0 ACK MSB X X

SUBADDRESS LSB X 1 D3 D2 D1 D0 ACK MSB

DATA 1 to DATA n LSB DATA ACK P

D96AU422

8/16

TDA7439
POWER ON RESET CONDITION
INPUT SELECTION INPUT GAIN VOLUME BASS MIDDLE TREBLE SPEAKER IN2 28dB MUTE 0dB 2dB 2dB MUTE

DATA BYTES Address = 88 HEX (ADDR:OPEN). FUNCTION SELECTION: First byte (subaddress)
MSB D7 X X X X X X X X D6 X X X X X X X X D5 X X X X X X X X D4 B B B B B B B B D3 0 0 0 0 0 0 0 0 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 SUBADDRESS INPUT SELECT INPUT GAIN VOLUME BASS MIDDLE TREBLE SPEAKER ATTENUATE "R" SPEAKER ATTENUATE "L"

B = 1: INCREMENTAL BUS ACTIVE B = 0: NO INCREMENTAL BUS X = DONT CARE

INPUT SELECTION
MSB D7 X X X X D6 X X X X D5 X X X X D4 X X X X D3 X X X X D2 X X X X D1 0 0 1 1 LSB D0 0 1 0 1 INPUT MULTIPLEXER IN4 IN3 IN2 IN1

9/16

TDA7439
DATA BYTES (continued) INPUT GAIN SELECTION
MSB D7 D6 D5 D4 D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
GAIN = 0 to 30dB

LSB D2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 D0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

INPUT GAIN 2dB STEPS 0dB 2dB 4dB 6dB 8dB 10dB 12dB 14dB 16dB 18dB 20dB 22dB 24dB 26dB 28dB 30dB

VOLUME SELECTION
MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 1 1 0 0 0 0 0 0 X
VOLUME = 0 to 47dB/MUTE

LSB D1 0 0 1 1 0 0 1 1 D0 0 1 0 1 0 1 0 1

VOLUME 1dB STEPS 0dB -1dB -2dB -3dB -4dB -5dB -6dB -7dB 0dB -8dB -16dB -24dB -32dB -40dB MUTE

0 0 0 0 1 1 1

0 0 1 1 0 0 1

0 1 0 1 0 1 1 X X X

10/16

TDA7439
DATA BYTES (continued) BASS SELECTION
MSB D7 D6 D5 D4 D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 D2 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 D1 0 0 1 1 0 0 1 1 1 1 0 0 1 1 0 0 LSB D0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 BASS 2dB STEPS -14dB -12dB -10dB -8dB -6dB -4dB -2dB 0dB 0dB 2dB 4dB 6dB 8dB 10dB 12dB 14dB

MIDDLE SELECTION
MSB D7 D6 D5 D4 D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 D2 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 D1 0 0 1 1 0 0 1 1 1 1 0 0 1 1 0 0 LSB D0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 MIDDLE 2dB STEPS -14dB -12dB -10dB -8dB -6dB -4dB -2dB 0dB 0dB 2dB 4dB 6dB 8dB 10dB 12dB 14dB

11/16

TDA7439
DATA BYTES (continued) TREBLE SELECTION
MSB D7 D6 D5 D4 D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 D2 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 D1 0 0 1 1 0 0 1 1 1 1 0 0 1 1 0 0 LSB D0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 TREBLE 2dB STEPS -14dB -12dB -10dB -8dB -6dB -4dB -2dB 0dB 0dB 2dB 4dB 6dB 8dB 10dB 12dB 14dB

SPEAKER ATTENUATE SELECTION

MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 1 X X X D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 SPEAKER ATTENUATION 1dB 0dB -1dB -2dB -3dB -4dB -5dB -6dB -7dB 0dB -8dB -16dB -24dB -32dB -40dB -48dB -56dB -64dB -72dB MUTE

SPEAKER ATTENUATION = 0 to -79dB/MUTE

12/16

TDA7439
PINS: 2 PINS: 5, 6
VS

VS

VS 20K
ROUT LOUT 24

CREF 20K
20A

D96AU430
D96AU434

PINS: 7, 8, 9, 10, 11, 12, 13, 14

PINS: 15, 17

VS 20A
MIXOUT

VS

VS 20A

IN

100K
GND

VREF

D96AU425

D96AU426

PINS: 16, 18

PINS: 20, 25

VS 20A

VS 20A

INL INR 33K

D96AU427

25K MOUT(L) MOUT(R)

D96AU431

VREF

13/16

TDA7439
PINS: 19, 26 PINS: 21, 23
VS 20A

VS 20A

25K MIN(L) MIN(R)

D96AU431

44K BIN(L) BIN(R)

D96AU428

PINS: 22, 24

PINS: 27, 28

VS
VS

20A
20A TREBLE(L) TREBLE(R) 50K

44K BOUT(L) BOUT(R)

D96AU429
D96AU433

PINS: 30

PINS: 1

20A SCL
SDA

20A

D96AU423

D96AU424
14/16

TDA7439
mm MIN. A A1 A2 B B1 C D E E1 e e1 L M S 0.31 2.54 0.51 3.05 0.36 0.76 0.20 27.43 10.16 8.38 3.81 0.46 0.99 0.25 27.94 10.41 8.64 1.778 10.16 3.30 3.81 0.10 4.57 0.56 1.40 0.36 28.45 11.05 9.40 TYP. MAX. 5.08 0.020 0.12 0.014 0.030 0.008 1.08 0.400 0.330 0.15 0.018 0.039 0.01 1.10 0.410 0.340 0.070 0.400 0.13 0.15 0.18 0.022 0.055 0.014 1.12 0.435 0.370 MIN. inch TYP. MAX. 0.20

DIM.

OUTLINE AND MECHANICAL DATA

0(min.), 15(max.) 0.012

SDIP30 (0.400")

15/16

TDA7439

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics 2002 STMicroelectronics Printed in Italy All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. http://www.st.com

16/16

This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.