SN54HC191, SN74HC191 4 BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SCLS121D DECEMBER 1982 REVISED OCTOBER 2003

D D D D D D D D D D

Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-A Max ICC Typical tpd = 13 ns 4-mA Output Drive at 5 V Low Input Current of 1 A Max Single Down/Up Count-Control Line Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes Asynchronously Presettable With Load Control

SN54HC191 . . . J OR W PACKAGE SN74HC191 . . . D, N, OR NS PACKAGE (TOP VIEW)

B QB QA CTEN D/U QC QD GND

1 2 3 4 5 6 7 8

16 15 14 13 12 11 10 9

VCC A CLK RCO MAX/MIN LOAD C D

SN54HC191 . . . FK PACKAGE (TOP VIEW)

The outputs of the four flip-flops are triggered on a low- to high-level transition of the clock (CLK) input if the count-enable (CTEN) input is low. A high at CTEN inhibits counting. The direction of the count is determined by the level of the down/up (D/U) input. When D/U is low, the counter counts up, and when D/U is high, it counts down.

NC No internal connection

ORDERING INFORMATION
TA PDIP N PACKAGE Tube of 25 Tube of 40 40 C 85C 40C to 85 C SOIC D SOP NS CDIP J 55C to 125 C 55 C 125C CFP W Reel of 2500 Reel of 250 Reel of 2000 Tube of 25 Tube of 150 ORDERABLE PART NUMBER SN74HC191N SN74HC191D SN74HC191DR SN74HC191DT SN74HC191NSR SNJ54HC191J SNJ54HC191W HC191 SNJ54HC191J SNJ54HC191W HC191 TOP-SIDE MARKING SN74HC191N

LCCC FK Tube of 55 SNJ54HC191FK SNJ54HC191FK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

On products compliant to MIL PRF 38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

Copyright 2003, Texas Instruments Incorporated

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

QD GND NC D C

The HC191 devices are 4-bit synchronous, reversible, up/down binary counters. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

QB B NC VCC A QA CTEN NC D/U QC

4 5 6 7 8 3 2 1 20 19 18 17 16 15 14 9 10 11 12 13

description/ordering information

CLK RCO NC MAX/MIN LOAD

SN54HC191, SN74HC191 4 BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SCLS121D DECEMBER 1982 REVISED OCTOBER 2003

description/ordering information (continued)

These counters feature a fully independent clock circuit. Change at the control (CTEN and D/U) inputs that modifies the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter is dictated solely by the condition meeting the stable setup and hold times. These counters are fully programmable; that is, each of the outputs can be preset to either level by placing a low on the load (LOAD) input and entering the desired data at the data inputs. The output changes to agree with the data inputs independently of the level of CLK. This feature allows the counters to be used as modulo-N dividers simply by modifying the count length with the preset inputs. Two outputs are available to perform the cascading function: ripple clock (RCO) and maximum/minimum (MAX/MIN) count. MAX/MIN produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down, or maximum (9 or 15) counting up. RCO produces a low-level output pulse under those same conditions, but only while CLK is low. The counters can be cascaded easily by feeding RCO to CTEN of the succeeding counter if parallel clocking is used, or to CLK if parallel enabling is used. MAX/MIN can be used to accomplish look ahead for high-speed operation.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54HC191, SN74HC191 4 BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SCLS121D DECEMBER 1982 REVISED OCTOBER 2003

logic diagram (positive logic)

12 4 13 D/U CLK LOAD A 5 14 11 15 S C1 1D R 1 2 3 RCO

MAX/MIN

CTEN

QA

S C1 1D R

QB

10 6

S C1 1D R

QC

9 7

S C1 1D R

QD

Pin numbers shown are for the D, J, N, NS, and W packages.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54HC191, SN74HC191 4 BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SCLS121D DECEMBER 1982 REVISED OCTOBER 2003

typical load, count, and inhibit sequence

The following sequence is illustrated below: 1. Load (preset) to binary 13 2. Count up to 14, 15 (maximum), 0, 1, and 2 3. Inhibit 4. Count down to 1, 0 (minimum), 15, 14, and 13
LOAD A B C D

Data Inputs

CLK D/U CTEN QA QB QC QD MAX/MIN RCO 13 14 15 0 1 2 2 2 1 0 15 14 13

Data Outputs

Count Up Inhibit Load

Count Down

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54HC191, SN74HC191 4 BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SCLS121D DECEMBER 1982 REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Package thermal impedance, JA (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73C/W N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67C/W NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65C to 150C
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

SN54HC191 MIN VCC VIH Supply voltage VCC = 2 V VCC = 4.5 V VCC = 6 V VCC = 2 V VIL VI VO t/v Low-level input voltage Input voltage Output voltage VCC = 2 V VCC = 4.5 V VCC = 6 V VCC = 4.5 V VCC = 6 V 0 0 2 1.5 3.15 4.2 0.5 1.35 1.8 VCC VCC 1000 500 400 0 0 NOM 5 MAX 6 SN74HC191 MIN 2 1.5 3.15 4.2 0.5 1.35 1.8 VCC VCC 1000 500 400 ns V V V V NOM 5 MAX 6 UNIT V

High-level input voltage

Input transition rise/fall time

TA Operating free-air temperature 55 125 40 85 C NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. If this device is used in the threshold region (from VILmax = 0.5 V to VIHmin = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at tt = 1000 ns and VCC = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54HC191, SN74HC191 4 BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SCLS121D DECEMBER 1982 REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS VCC 2V IOH = 20 A VOH VI = VIH or VIL IOH = 4 mA IOH = 5.2 mA IOL = 20 A VOL VI = VIH or VIL IOL = 4 mA IOL = 5.2 mA II ICC Ci VI = VCC or 0 VI = VCC or 0, IO = 0 4.5 V 6V 4.5 V 6V 2V 4.5 V 6V 4.5 V 6V 6V 6V 2 V to 6 V 3 MIN 1.9 4.4 5.9 3.98 5.48 TA = 25C TYP MAX 1.998 4.499 5.999 4.3 5.8 0.002 0.001 0.001 0.17 0.15 0.1 0.1 0.1 0.1 0.26 0.26 100 8 10 SN54HC191 MIN 1.9 4.4 5.9 3.7 5.2 0.1 0.1 0.1 0.4 0.4 1000 160 10 MAX SN74HC191 MIN 1.9 4.4 5.9 3.84 5.34 0.1 0.1 0.1 0.33 0.33 1000 80 10 nA A pF V V MAX UNIT

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54HC191, SN74HC191 4 BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SCLS121D DECEMBER 1982 REVISED OCTOBER 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted)
VCC 2V fclock Clock frequency 4.5 V 6V 2V LOAD low tw Pulse duration CLK high or low 4.5 V 6V 2V 4.5 V 6V 2V Data before LOAD 4.5 V 6V 2V CTEN before CLK tsu Setup time D/U before CLK 4.5 V 6V 2V 4.5 V 6V 2V LOAD inactive before CLK 4.5 V 6V 2V Data after LOAD 4.5 V 6V 2V th Hold time CTEN after CLK 4.5 V 6V 2V D/U after CLK CLK 4.5 V 6V 120 24 21 120 24 21 150 30 25 205 41 35 205 41 35 150 30 25 5 5 5 5 5 5 5 5 5 TA = 25C MIN MAX 4.2 21 24 180 36 31 180 36 31 230 46 38 306 61 53 306 61 53 225 45 38 5 5 5 5 5 5 5 5 5 SN54HC191 MIN MAX 2.8 14 16 150 30 26 150 30 26 188 38 32 255 51 44 255 51 44 190 38 32 5 5 5 5 5 5 5 5 5 ns ns ns SN74HC191 MIN MAX 3.3 17 19 MHz UNIT

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54HC191, SN74HC191 4 BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SCLS121D DECEMBER 1982 REVISED OCTOBER 2003

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)
PARAMETER FROM (INPUT) TO (OUTPUT) VCC 2V fmax 4.5 V 6V 2V LOAD Any Q 4.5 V 6V 2V A, B, C, or D QA, QB, QC, or QD 4.5 V 6V 2V RCO 4.5 V 6V 2V CLK tpd MAX/MIN Any Q 4.5 V 6V 2V 4.5 V 6V 2V RCO D/U MAX/MIN 4.5 V 6V 2V 4.5 V 6V 2V CTEN RCO 4.5 V 6V 2V tt Any 4.5 V 6V MIN 4.2 21 24 TA = 25C TYP MAX 8 42 48 130 40 33 135 36 30 58 17 14 107 31 26 123 39 32 102 29 24 86 24 20 50 15 13 38 8 6 264 53 45 240 48 41 120 24 21 192 38 32 252 50 43 228 46 38 192 38 32 132 26 23 75 15 13 SN54HC191 MIN 2.8 14 16 396 79 67 360 72 61 180 36 31 288 58 49 378 76 65 342 68 59 288 58 49 198 40 34 110 22 19 MAX SN74HC191 MIN 3.3 17 19 330 66 56 300 60 51 150 30 26 240 48 41 315 63 54 285 57 49 240 48 41 165 33 28 95 19 16 ns ns MHz MAX UNIT

operating characteristics, TA = 25C

PARAMETER Cpd Power dissipation capacitance TEST CONDITIONS No load TYP 50 UNIT pF

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

SN54HC191, SN74HC191 4 BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SCLS121D DECEMBER 1982 REVISED OCTOBER 2003

PARAMETER MEASUREMENT INFORMATION

High-Level Pulse VCC 50% tw Low-Level Pulse VCC 50% 50% 0V LOAD CIRCUIT VOLTAGE WAVEFORMS PULSE DURATIONS VCC 50% tPLH Reference Input tsu Data Input 50% 10% 90% 50% th 90% VCC 50% 10% 0 V tf Out-of-Phase Output VCC 0V In-Phase Output 50% 10% tPHL 90% 50% 10% tf 90% tr tPLH 50% 10% 90% tr 50% 0V tPHL 90% VOH 50% 10% VOL tf VOH VOL 50% 0V

From Output Under Test

Test Point CL = 50 pF (see Note A)

Input

tr

VOLTAGE WAVEFORMS SETUP AND HOLD AND INPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

NOTES: A. CL includes probe and test-fixture capacitance. B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 50 , tr = 6 ns, tf = 6 ns. C. For clock inputs, fmax is measured when the input duty cycle is 50%. D. The outputs are measured one at a time with one input transition per measurement. E. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

PACKAGE OPTION ADDENDUM

www.ti.com

28-Feb-2005

PACKAGING INFORMATION
Orderable Device 5962-86891012A 5962-8689101EA SN54HC191J SN74HC191D SN74HC191DR SN74HC191DT SN74HC191N SN74HC191N3 SN74HC191NSR SNJ54HC191FK SNJ54HC191J
(1)

Status (1) ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE OBSOLETE ACTIVE ACTIVE ACTIVE

Package Type LCCC CDIP CDIP SOIC SOIC SOIC PDIP PDIP SO LCCC CDIP

Package Drawing FK J J D D D N N NS FK J

Pins Package Eco Plan (2) Qty 20 16 16 16 16 16 16 16 16 20 16 2000 1 1 1 1 1 40 2500 250 25 None None None Pb-Free (RoHS) Pb-Free (RoHS) Pb-Free (RoHS) Pb-Free (RoHS) None Pb-Free (RoHS) None None

Lead/Ball Finish Call TI Call TI Call TI CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU Call TI CU NIPDAU Call TI Call TI

MSL Peak Temp (3) Level-NC-NC-NC Level-NC-NC-NC Level-NC-NC-NC Level-2-260C-1 YEAR/ Level-1-235C-UNLIM Level-2-260C-1 YEAR/ Level-1-235C-UNLIM Level-2-260C-1 YEAR/ Level-1-235C-UNLIM Level-NC-NC-NC Call TI Level-2-260C-1 YEAR/ Level-1-235C-UNLIM Level-NC-NC-NC Level-NC-NC-NC

The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.
(2)

Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. None: Not yet available Lead (Pb-Free). Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.
(3)

MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1

MECHANICAL DATA
MLCC006B OCTOBER 1996

FK (S-CQCC-N**)
28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER

18

17

16

15

14

13

12

NO. OF TERMINALS ** 11 10 28 9 8 7 6 68 5 84 44 52 20

A MIN 0.342 (8,69) 0.442 (11,23) 0.640 (16,26) 0.739 (18,78) 0.938 (23,83) 1.141 (28,99) MAX 0.358 (9,09) 0.458 (11,63) 0.660 (16,76) 0.761 (19,32) 0.962 (24,43) 1.165 (29,59) MIN 0.307 (7,80) 0.406 (10,31) 0.495 (12,58) 0.495 (12,58) 0.850 (21,6) 1.047 (26,6)

B MAX 0.358 (9,09) 0.458 (11,63) 0.560 (14,22) 0.560 (14,22) 0.858 (21,8) 1.063 (27,0)

19 20 21 B SQ 22 A SQ 23 24 25

26

27

28

4 0.080 (2,03) 0.064 (1,63) 0.020 (0,51) 0.010 (0,25)

0.020 (0,51) 0.010 (0,25)

0.055 (1,40) 0.045 (1,14)

0.045 (1,14) 0.035 (0,89)

0.028 (0,71) 0.022 (0,54) 0.050 (1,27)

0.045 (1,14) 0.035 (0,89)

4040140 / D 10/96 NOTES: A. B. C. D. E. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. This package can be hermetically sealed with a metal lid. The terminals are gold plated. Falls within JEDEC MS-004

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TIs terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TIs standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Amplifiers Data Converters DSP Interface Logic Power Mgmt Microcontrollers amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com Applications Audio Automotive Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging Wireless Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2005, Texas Instruments Incorporated www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless

This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.